D 388 074

:Publication number:

European Patent Office Europäisches Patentamt

Office européen des brevets



(61)

(ZI)

EUROPEAN PATENT APPLICATION

(a) IUF CITE HO3K 18/0182' HO3K 18/0848

F.39446.1 Application number: 90302446.1

0e.co.70 :pnilif to ets ((3)

106 Pecan (7) Inventor: Guritz, Elmer H.

Inventor: Chan, Tsiu Chiu Terrell, Texas 75160(US)

Carrollton, Texas 75006(US) 1633 Camero Drive

London WC1N 2LS(GB) PAGE, WHITE & FARRER 54 Doughty Street (A) Representative: Palmer, Roger et al

1834SE 2U 68.E0.31: Vfinoin9 @

85/09 nitellua 09.90.9h (3) Date of publication of application:

DE FR GB IT (ed Designated Contracting States:


Carrollton Texas 75006(US) 1310 Electronics Drive MICROELECTRONICS, INC. MOSMOHT-SDS : Standing (1)

Cmos level shifting circult.

logic function in addition to the voltage level funcchannel transistors can be combined to perform a plementary outputs (OUTA, OUTA) are available. N-P-channel transistors (42,44), and true and com-

channel transistors (54,56,62,64) connected to the 2 verted input signals (A,B, \overline{A} , \overline{A}) are applied to N-(42,44) to drive one completely off. True and intive feedback on the gates of 2 P-channel transistors integrated circuits. Cross-coupled devices use posi-SOMO no beau si tircuit is used on CMOS

Fig. 3.



388 074 A1

שאפטעעוט יבס טשטטטאיף. ו

with Figure 1 can occur on input buffers also, with same leakage problem described in connection be boosted to a 3.3 volt signal for on-chip use. The approximately 2.5 volts. This 2.5 volt signal must cuits, voltage levels typically switch between 0 and between chips. Because of the design of TTL circuit chip, even when 5 volt TTL signals are used

done on a chip, the greater the DC leakage probmore voltage level conversions which must be the input signal to the inverter is zero volts. The DC leakage through the P-channel transistor when I, or an equivalent circuit, and all will tend to have be driven by an inverter such as shown in Figure improve performance. All of these subcircuits must vantage of a higher supply voltage in order to high fan-out on the chip can sometimes take adexample, sense amps and other drivers having a benefit from using a higher voltage supply. For Other circuits on a chip can also occasionally the P-channel transistor not quite turning off.

DC leakage current due to incomplete turnoff of the voltage level shifting circuit to function without a It would therefore be desirable for a CMOS

to provide a CMOS level shifting circuit which has It is therefore an object of the present invention P-channel transistor.

It is a further object of the present invention to virtually no leakage current.

operate as a function generator. provide such a level shifting circuit which can also

output functions with or without voltage level shiftfunction generator which provides complementary s ebivorg of the present invention to provide a

as to perform various logic functions. rents. N-channel transistors can be connected so bositive teedback, virtually eliminating leakage curchannel transistors are driven completely off using CMOS circuits with complementary inputs. The Pvoltage level shifting circuit has cross-coupled Therefore, according to the present invention, a

bodiment when read m conjunction with the acfollowing detailed description of an illustrative emthereof, will best be understood by reference to the mode of use, and further objects and advantages invention itself however, as well as a preferred the invention are set forth in the appended The The novel features believed characteristic of

voltage level shifting CMOS inverter circuit; Figure 1 is an illustration of a prior art companying drawings, wherein:

invention; and age level shifting circuit according to the present Figure 2 is a schematic diagram of a volt-

> As integrated circuits are fabricated using level shifting and logic functions in CMOS devices. tegrated circuits, and more specifically to voltage The present invention relates generally to in-

> which can occur with very small signal traces. are used, and metal electromigration problems tron effects which occur when very thin gate oxides voltages are necessitated in part due to hot elecoperating voltages is often necessary. These lower stugiler device sizes, the use of lower on-chip

> tinue to shrink. tages can be expected as device geometries cona typical on-chip operating voltage, and lower voltor on-chip operation for many devices. 3.3 volts is semiconductor manufacturers use lower voltages of the problems which occur at smaller geometries, sidusis tor communication between chips. Because has standarized around the use of 5 volt TTL logic For many applications, the electronics industry

> circuit typically used for this purposes. tor off-chip signals. Figure 1 illustrates a prior art 3.3 volt on-chip levels to the 5 volt levels needed A voltage level converter is needed to translate

> In Figure 1, an inverter 10 has an input node

A langis tudni ant to langis battavni ant san 14 and an N-channel transistor 16. Output node 18 12 connected to the gates of a P-channel transistor

dition can be as high as 10 to 100 microamps for leakage current through the inverter in this convoltage on node 18 is 0 volts, as required, the which allows leakage current to flow. Although the significantly higher than the 3.3 volt gate voltage, This happens because the 5 volt drain voltage is channel transistor 14 is not turned completely off. -9 and no si 31 volts, transistor 16 is on but Pgives an output of 5 volts at node 18. When the transistor 16 is off and transistor 14 is on. This o to 5 volts. When the input signal is 0 volts, volts, so the signal on node 18 ideally varies from volts. The supply voltage for the inverter 10 is 5 The input on node 12 varies from 0 to 3.3

With some devices, voltage level shifters are to be discharged before system power is returned. possible for these limited capacity backup batteries drain of several milliamps for a single chip, it is retain their state if system power is lost. With a designed with built-in battery backups in order to undesirable. For example, some CMOS circuits are systems, this current drain can be significant and CMOS circuits are designed for use in low power drain occurs during steady state conditions. Since on 20 output lines, several milliamps of DC current In a CMOS circuit with 20 voltage level shifters

needed for signals coming onto an integrated cir-

0>

lem.

each inverter 10.

10

tively. Output nodes 46 and 48 correspond to output nodes 36 and 34 respectively.

Input nodes 50 and 52 are connected to the gates of N-channel transistors 54 and 56 respectively. Input nodes 58 and 60 are connected to the gates of N-channel transistors 62 and 64 respectively. The logical value of the signal at node 58 is the complement of the signal at node 50, and the signal at node 50, and the signal at node 50.

The circuit 40 operates in a manner analogous to that of circuit 20. If either of the signals A or B are high (3.3 volts), the corresponding transistor 54 or 56 will be on, bringing the voltage at node 46 to 0. The complementary signal on node 58 or 60 will be low, causing the corresponding transistor 62 or be low, causing the corresponding transistor 62 or to 5 volts when the P-channel transistor 44 is 5 volts when the 0 volt signal at node 46. The 5 volt signal at node 48 drives the F-channel transistor 44. It is 5 volts when the 0 volt signal at node 48. The 5 volt signal at node 48 drives the P-channel transistor 42 off.

It will be appreciated by those skilled in the art that the voltage at node 46 is equal to the logical combination $\overline{A} \cdot \overline{B}$, while that at node 48 is equal to A + B. With input voltages having a maximum level of 3.3 volts, 5 volt output voltages are obtained with no excess leakage through the P-channel transistors 42 or 44.

Circuit 40 can be used to generate a function and its complement even without the level shifting feature shown in Figure 3. This would occur when the input voltages range from 0 to $V_{\rm DD}$. Such a function generator circuit requires true and complement signals for all inputs, and generates an output function and its complement, either or both is used as a voltage level shifting circuit, the last logic stage before the acquired level shift can be incorporated as shown in Figure 3, and very few or incorporated as shown in Figure 3, and very tew or no extra transistor elements are required to perform the level shifting function.

As shown in **Figure 3**, standard N-channel logic design techniques can be used to generate functions of any desired complexity. It is only necessary that the functions performed by the left and right side of the circuit 40 be truly complementary. If this were not the case, one or more possible this were not the case, one or more possible input states will turn on both P-channel transistors input states will turn on both P-channel transistors of the case, and create a large current flow to ground.

As is known in the art, fabrication of P-channel transistors is more difficult than fabrication of N-channel transistors, and the resulting P-channel transistors require more surface area on the integrated circuit. Therefore, a circuit such as shown in Figure 3 which combines a logic function with the use of only two P-channel transistors results in a functional block which is easily fabricated and

Figure 3 is a schematic diagram of a voltage level shifting circuit according to the present invention which includes output function generation.

As described in the background, Figure 1 shows a prior at inverter used for voltage level

shows a prior art inverter used for voltage level shifting in CMOS circuits. Such prior art circuits have a significant DC current leakage when the input voltage at node 12 is 3.3 volts for the reasons described above.

Referring to Figure 2, a voltage level shifting circuit which does not suffer from significant DC current leakage due to an incompletely turned-off P-channel transistor is shown. The circuit 20 has complementary inputs 22 and 24 connected to N-channel transistors 26 and 28 respectively. P-channel transistors 30, 32 are connected to N-channel transistors 30, 32 are connected to N-channel and transistors 30, 32 are connected to N-channel transistors 36, 28 respectively, and to a 5 volt apply V_{DD}.

Node 34 is the node between transistors 28 and 32, and is an output signal having the same logic state as the input signal at node 22. Node 36 is the connection between transistors 26 and 30, and is an output signal having the same logic state as the input signal at node 24. The gate of transistor 30 is connected to node 34, and the gate of transistor 32 is connected to node 36.

As will be appreciated by those skilled in the att, the circuit 20 acts in a manner similar to a latch, with positive feedback to the gates of transistors 30 and 32. When the input A is low, the input A is low, the input A is high. Under these conditions, transistor 26 will brings the voltage at node 34 to ground potential, brings the voltage at node 34 to ground potential, transistor 30 on. With transistor 30 on and transistor 30 on. With transistor 30 on and transistor 26 off, the voltage at node 36 is equal to voltage at node 36 turns transistor 32 off. Since a 5 volts signal is being used to turn off transistor 32, volt signal is being used to turn off transistor 32, instead of a 3.3 volt signal such as was the case in instead of a 3.3 volt signal such as was the case in Figure 1, transistor 32 turns completely off.

Thus, when the input at node 22 is low and the input at node 24 is high, transistors 26 and 32 are turned completely off. Thus, there is no undesired leakage current due to an incompletely turned off P-channel transistor.

When the input at node 22 is high, and the input at node 24 is low, the circuit 20 operates in an analogous manner. Under these conditions, transistor 30 will be turned off by a 5 volt signal and transistor 28 will be turned off by a 0 volt signal. Thus, the voltage at node 36 will be 5 volts, and the voltage at node 36 will be 0 volts.

Referring to Figure 3, an alternative embodiment which can operate as a function generator as well as a voltage shifter is shown as circuit 40. The upper part of circuit 40 operates in the same manner as that of circuit 20. P-channel transistors 42 and 44 correspond to transistors 30 and 32 respecand 44 correspond to transistors 30 and 32 respec-

C5. ~,.........................

12

10

source and a second output signal node; a first set of field effect transistors having channels of a second conductivity type, said first est defining a logic function connected to the first output signal

node and for a reference potential; and a second set of field effect transistors having channels of a second conductivity type, said second set defining a logic function complementary to the first set logic function, and connected to the second output signal node and to the reference potential; wherein a gate of said first transistor is connected wherein a gate of said first transistor is connected

wherein a gate of said lirst transistor is connected to the second output signal node, and a gate of said second transistor is connected to the first signal node.

output signal node.
6. The circuit of Claim 1, wherein the first conductivity type is P-type, and the second con-

ductivity type is M-type.

7. The circuit of Claim 5, wherein set first set and said second set each contain at least two transistors.

8. A voltage level shifting circuit, comprising: a first field effect transistor having a channel of a first conductivity type connected to a voltage source and a first output signal node;

a second field effect transistor having a channel of the first conductivity type connected to the voltage source and a second output signal node;

source and a second output signal node;
a first set of field effect transistors having channels
of a second conductivity type, said first set defining
a logic function connected to the first output signal

node and for a reference potential; and a second set of field effect transistors having channels of a second conductivity type, said second set defining a logic function complementary to the first set logic function, and connected to the second

output signal node and to the reference potential; wherein a gate of the first transistor is connected to the second output signal node and a gate of the second transistor is connected to the first output

signal node; and further wherein the voltage source provides a first voltage, and input signals coupled to gates of transistors in said first and second sets have a transistors in said first and second sets have a maximum voltage which is different from the first

voltage.

9. The circuit of Claim 8, wherein the input signals have a maximum voltage which is less than

the first voltage.

10. The circuit of Claim 9, wherein the first

10. The circuit of Claim 9, wherein the first voltage is 5 volts, and the input signals have a maximum voltage of approximately 3.3 volts.

11. The circuit of Claim 9, wherein the first voltage is approximately 3.3 volts, and the input signals have a maximum voltage less than approxi-

mately 3.3 volts.

12. The circuit of Claim 8, wherein the first conductivity type is P-type and the second conductivity type is N-type.

takes up a minimum amount of area on an integrated circuit chip.

As described above, the level shifting circuitry

As described above, the level shifting circuitry of Figures 2 and 3 can be used to drive off-chip output stages, or can be used whenever higher voltage circuitry is needed on a chip. Since both a function and its complement are available as outputs from circuits 20 and 40, metallization can be used to define the function actually applied to an output pin of an integrated circuit chip. This will allow the fabrication of a single basic chip design to be used for different output pin function definitions depending on the layout of the metallization mask.

While the invention has been padicularly shown and described with reference to a preferred embodiment, it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention.

Claims

1. A voltage level shifting circuit, comprising: a first field effect transistor having a channel of a first conductivity type connected to a voltage source and a first output signal node;

source and a first output signal node; a second field effect transistor having a channel of the first conductivity type connected to the voltage source and a second output signal node;

source and a second output signal noce; a third field effect transistor having a channel of a second conductivity type connected to the first output signal node and a reference potential; and a fourth field effect transistor having a channel at a second conductivity type connected to the second second conductivity type connected to the second

output signal node and the reference potential; wherein a gate of said first transistor is connected to the second output signal node, and a gate of said second transistor is connected to the first

output signal node.

2. The circuit of Claim 1, wherein the first conductivity type is P-type, and the second con-

ductivity type is M-type.

3. The circuit of Claim 1, wherein the voltage source is 5 volts, and input signals coupled to gates of said third and fourth transistors are less

than approximately 3.3 volts.

4. The circuit of Claim 1, wherein the voltage source is approximately 3.3 volts, and input signals coupled to gates of said third and fourth transistors are less than approximately 3.3 volts.

5. A CMOS function circuit, comprising: a first field effect transistor having a channel of a first conductivity type connected to a voltage

source and a first output signal node; a second field effect transistor having a channel of the first conductivity type connected to the voltage

13. The circuit of Claim 8, wherein said first set and said second set each contain at least two transistors.

10

SL

SO

52

30

32

ΩÞ


95


os


99

9

BN2DOCID: <EP 0388074A1 1 >







E.Q.3.

EUROPEAN SEARCH REPORT

Application Number

Eb 30 3446

M TO	4BEP	BEBLIN 29-05-1990		18
130 mex 3		Place of search Tepor mas never and arm up for all claims		
	}	amisto lis not qu'uwerth need ten troport dateas and sent for all claims		
				•
		-/-	* 42 anif ,8	
		2, line 17 - column	* figure 1; column	
	2,1		.0) 331 41E 4-A-2U	Х
		6861	.40.92 (NOITARORADO	
		V - 109824 (NEC	– Գն Ֆ :e8ei ժշաքսA՝	
	z't		PATENT ABSTRACTS OF vol. 13, no. 350 (E	X,q
		· MAGAL	 30 312401304 TM3TAG	, d
			DENKI K.K.) 27.11.1	
		67), 25 January 150 955 (MITSUBISHI	Vol. 4, no. 10 (E-1	
H 03 K 16\0648	Z'I		PATENT ABSTRACTS OF	Х
H 03 K 16\0182		KI K'K') 14'06'1885	(IOKYO SHIBBOOKA DEN	
SEARCHED (Int. CL.5)		92736 TA - 9	September 1982; & J	
SCHALL WORKDAY	2,1		VOL. 6, no. 182 (E-	х
) ^
•		982 20212 (WIL20812HI	DENKI K'K') 12'05'1 1382: % 1b - V - 00	
		324)(1873), 25 June	vol. 9, no. 150 (E-	
	2,1	NAGAL	PATENT ABSTRACTS OF	Х
		⊅ 86	(SONY K.K.) 14.07.1	
			45 the second of	[
	z'ī		PATENT ABSTRACTS OF vol. 8, no. 243 (E-	X
	.			"
	3-6,8,9		məbi	A
		OTT UNIP RECEIVER"	Metal Oxide Silicon * whole document *]
H 03 K 16\0648		g Complementary	York, US; "Low Swin	
H 03 K 16\0182	z't	weW ,587 eggq ,789	NO. 284, December 1	V
APPLICATION (Int. Cl.5)	to claim	səärss	of relevant pa	X
CLASSIFICATION OF THE	Relevant	dication, where appropriate,	Citation of document with in	V10getaD
	DOCUMENTS CONSIDERED TO BE RELEVANT			

document

&: member of the same patent family, corresponding

T: theory or principle underlying the invention E: earlier parent document, but published on, or stret the filing date

D: document cited in the application

L: document cited for other reasons

7	(2)
ı	7
Ì	\simeq
ı	õ
ı	₹
i	3
ł	-
ı	8

X: particularly relevant if taken alone
Y: particularly relevant if combined with another
A: technological background
O: non-written disclosure
P: intermediate document

CVIECORY OF CITED DOCUMENTS

EUROPEAN SEARCH REPORT

2446	30	06	Εb
19 d f1	ın N n	licatio	d₫ ∀

soffO	110
European Patent	

	cument, but publi ate in the application to other reasons	T: theory or princip E: earlier patent do arter the filing d D: document cited t L: document cited t A: member of the s document	CATEGORY OF CITED DOCUMENTS X: particularly relevant if taken alone document of the same category A: particularly relevant if combined with another document of the same category O: non-written disclosure O: non-written disclosure		nsq:X nsq:Y noob doer:A noa:O
M TO	AREN	59-02-1990		BLIN	B E
19राहिकान् व		n up for all claims Date of completion of the search	The present search report has deen drawn up		
		AWUS) 8	1081 09 -	voj: ∂, no: 131 1985; & JP - A - 1931 1931 1931 1931	
SEARCHED (Int. CL.5)	Z-S	ber 1986, pages es for tage Switch figures 1,2 *	6, Decem AD (avvo Procedur Tove Vol	vol. SC-21, no. 1082-1087, Vanco et al.: "Design Differential Cas Circuits" * sect	· X
	∠-s ∠-s	84, pages .J. CRAIG et with decoupled t *	s qocnweu Civcnit Jnue 13	IEEE JOURNAL OF Solic No. 1b, Solic New Yor Soli	X
	2,1		cuscf * LECHNIK	DD-A- 249 363 WISSENSCHAFT UNE * figure 1; abst	x
	2,1	(9 A		* figure 1 * DE-A-3 729 925 * figure 1; abst	X,q
	1,2	UNER et al)		054 916 E-A-2U	Х
CLASSIFICATION (Int. CL.5	Relevant to claim	, sisirqorqqs stadw ,	with indication ant passages		Category

TEL (954) 925-1100
HOLLYWOOD, FLORIDA 33022
FO. BOX 2480
ГЕВИЕВ АИD GREENBERG PĂ.
APPLICANT: Flower Schauderger
SERIAL NO:
DOCKEL NO: 154808, 5342